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AbstractThis paper studies pulse-width modulation (PWM) 
techniques suitable for a four-level five-phase open-end 
winding (OeW) drive. The drive comprises a five-phase 
induction machine, supplied using two two-level voltage source 
inverters (VSIs) with isolated and unequal dc-link voltages, in 
the ratio 2:1. A decoupled carrier based (CB) PWM 
modulation strategy, based on unequal voltage reference 
sharing between the two converters, is introduced in this paper. 
The stability of dc-link voltages in OeW drives is investigated 
next, using a novel analysis technique. Several modulation 
methods are analysed and the results show that application of 
the coupled pulse width modulation technique, with carriers 
having in-phase disposition (PD), leads to overcharging of the 
capacitor in the dc-link of the inverter intended to operate with 
the lower dc-link voltage. On the other hand, the proposed 
decoupled CB PWM scheme naturally eliminates the dc-link 
capacitor overcharging problem. These findings are verified 
experimentally, using open-loop V/f control. Two different 
decoupled CB modulation methods are compared and the best 
performing modulation method is selected and incorporated 
further into an OeW drive with field-oriented control (FOC). 
The presented steady state and transient experimental results 
demonstrate that the decoupled CB PWM technique is suitable 
for high performance variable speed drive applications. 
 
Index Terms  Multiphase drives, open-end winding, pulse 
width modulation, induction motor drives, field-oriented 
control. 
I. INTRODUCTION 
Open-end winding drives offer a number of advantages 
over conventional multilevel drive systems, such as reduced 
component count, when compared to neutral-point clamped 
(NPC) and flying capacitor (FC) converters (additional 
diodes or capacitors are not required) [1] and an improved 
capability to operate under faulted conditions [2, 3]. This 
paper considers a five-phase OeW induction motor drive, 
supplied using two isolated five-phase two-level voltage 
source inverters with dc-link voltages in the ratio 2:1. Such 
dc-link voltages enable drive operation with output voltage 
waveforms equivalent to those obtainable with a four-level 
VSI in the single-sided supply mode [4]. Isolated dc power 
supplies are required in order to eliminate a path for zero- 
sequence current flow. This topology is aimed at high-power 
applications where the well -known advantages of 
multiphase machines and multilevel converters are of 
importance. OeW drives are particularly interesting for EVs/ 
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HEVs [5] and electric ship propulsion [6, 7], where use of 
two isolated supplies may not represent a problem. The 
OeW topologies have also been investigated as a means of 
extending the operating speed range of five-phase 
permanent magnet synchronous [8] and three-phase 
induction machine [9] drives. 
The four-level OeW topology has predominantly been 
investigated for three-phase drives in conjunction with the 
space vector (SV) PWM technique [10, 11]. A fractal based 
SV PWM method with low computational requirements is 
proposed in [10]. It relies on the fact that a three-phase 
system produces simple triangular subsectors. 
Unfortunately, this algorithm is not applicable to the five-
phase case since the system does not produce such 
uniformly distributed subsectors. 
Regardless of the structure of the inverters, number of 
drive phases, and selection of CB or SV PWM in 
implementation, modulation in an OeW drive can be such 
that the inverters are controlled either as a single entity or 
individually. The first group of modulation strategies, to 
which [10] belongs, is referred to here as “coupled” PWM 
control and it relies on already known modulation strategies 
for single-sided multilevel inverters, which are applied to 
the OeW drives after some minor modifications.  
If the inverters are controlled independently, so called 
“decoupled” PWM control results and it requires appropriate 
means for overall reference sharing between the two 
inverters. Two decoupled SV PWM algorithms, which view 
the inverters as individual two-level VSIs, are discussed in 
[11] for a three-phase drive. Since two VSIs are supplied 
with dc-link voltages in the ratio 2:1, both proposed 
methods are based on the sharing of the overall phase 
voltage reference between two inverters in the same ratio. In 
the first approach described in [11] both VSIs have the same 
switching frequency, while the second method utilises 
switching of the two VSIs using switching frequencies that 
are in the ratio 2:1 (i.e. proportional with their dc-link 
voltages). The second approach leads to approximately 10% 
reduction of switching losses and somewhat better harmonic 
performance. 
In the case of multiphase multilevel drives, the large 
number of switching states and voltage vectors, discussed in 
[12], make the development of suitable control strategies 
difficult. Furthermore, some additional complexity is 
introduced, since more than three voltages need to be 
synthesised. The problem is further exacerbated by the fact 
that the PWM scheme has to consider more than one plane 
simultaneously (α-β and x-y in the case of a five-phase 
drive) in order to achieve optimum performance [13]. It is 
for these reasons that the CB PWM is considered in [14-17], 
as well as in this paper, as a simpler and hence more 
appropriate technique in the case of OeW multiphase drives. 
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The coupled PD PWM, widely recognised as a superior 
CB PWM technique for single-sided three-phase [18] and 
five-phase [1] multilevel drives, is adapted to control the 
four-level five-phase open-end winding configuration in [14, 
15]. As explained in [16], three carrier signals are required 
although each inverter is a two-level one. In [15] it is shown 
that the inverter dead time can lead to triggering of 
unwanted voltage levels which can have a detrimental 
impact on the drive’s performance. A method to alleviate 
the problem is proposed in [15] and the transient and steady 
state performances of the method are experimentally 
verified in [17].  
Regardless of the number of phases, one of the major 
issues, associated with multilevel drives, is the dc-link 
capacitor voltage stability. Unbalance at this stage of power 
conversion means non-constant voltage levels, which affect 
the modulation strategy performance. Furthermore, safety 
issues may arise if the dc-link capacitors are overcharged. 
Unfortunately, in the case of the considered OeW drive, the 
full four-level operation, obtainable with the coupled PD 
PWM, leads to the lower dc-link voltage side capacitor 
overcharging. Therefore, this dc-link would have to be 
formed using a fully controllable supply with bidirectional 
current flow, in order to avoid unnecessary power loss in the 
dynamic brake. This constraint was overcome for the three-
phase case in [11], by using a suitable PWM technique, 
which is addressed in more detail later in the paper. 
An alternative solution to the overcharging problem is 
given in [19] where one out of three three-phase diode 
rectifiers is nested within the other two. The lower dc-link 
voltage is formed using the nested rectifier voltage output, 
while the higher dc-link is formed by combining the output 
voltages of the other two diode rectifiers. Although this 
approach effectively eliminates the capacitor voltage 
balancing problems, it has some drawbacks. Firstly, 
although the proposed circuitry relies on usage of an isolated 
centre-tap transformer with winding turns ratio 1:2:1, 
isolation between two inverters is not obtained, allowing 
zero-sequence current circulation. This increases the 
harmonic distortion of produced phase voltages and 
currents, making a trade-off between drive harmonic 
performance and lower dc-link voltage side capacitor 
voltage balancing. Secondly, this solution leads to a more 
complex structure with an increased component count, 
which is in contradiction with the primary motivation for the 
OeW drive development. 
This paper builds on the work presented in [20] where a 
decoupled SV PWM algorithm is developed, which 
considers the four-level drive as two individual two-level 
inverters rather than a single four-level structure. Two 
decoupled modulation strategies, based on the unequal 
reference sharing between the modulators of the inverters 
(so called URS1 and URS2) are discussed in [20]. It is 
shown that the decoupled SV PWM methods naturally avoid 
the switching states that lead to the dc-link capacitor 
overcharging. As an alternative, a dual CB PWM scheme is 
developed this paper. Contrary to the coupled CB PD PWM 
case, decoupled modulation algorithm for the four-level 
drive relies on only two carrier signals and each of them 
corresponds to one two-level inverter. The main 
contributions of the paper are: 
 Proposed CB PWM is simpler to implement, when 
compared to the SV PWM of [20]. The developed so-
called unequal reference sharing (URS) modulation 
methods are compared with the proportional reference 
sharing (PRS), proposed in [11]. Results show that URS 
is superior in terms of total harmonic distortion 
performance. 
 A novel concept of open-end winding drive modelling is 
introduced, which leads to better understanding of the 
dc-link voltage stability, when compared to methods in 
[19, 20]. Results show in which circumstances PD PWM 
leads to lower dc-link voltage side capacitor 
overcharging; on the other hand, the URS naturally 
keeps all dc-link voltages stable. Results of this dc-link 
voltage stability analysis are experimentally confirmed 
and they show that coupled PD PWM leads to higher 
power losses, when compared to the URS PWM. 
 A FOC scheme is developed, which incorporates the best 
performing decoupled modulation method. Dynamic 
performance of the OeW drive is then examined 
experimentally. The results show that the developed 
modulation technique, in addition to avoidance of the 
capacitor overcharging problem, ensures high dynamic 
performance expected from a FOC drive. 
The paper is organised as follows. For the sake of clarity, 
Section II provides a short description of the topology under 
analysis. More details can be found in [14-17, 20]. Unequal 
reference sharing algorithms (URS1 and URS2), based on 
CB PWM are discussed in Section III, and compared with 
the method introduced in [11]. It is shown that URS1 offers 
superior harmonic performance and so it is chosen for 
further analysis. In Section IV, a novel method of analysing 
the dc-link voltage stability is introduced and applied to the 
cases of coupled (PD PWM) and decoupled (URS1 PWM) 
modulation methods. Section V discusses experimental 
results obtained with closed-loop FOC control. Conclusions 
are summarised in Section VI. 
II. FOUR-LEVEL OPEN-END WINDING TOPOLOGY 
The four-level drive consists of an open-end winding five-
phase induction machine, supplied via two isolated two-
level VSIs, as shown in Fig. 1. The inverters are supplied 
with unequal dc-link voltages in the ratio Vdc1:Vdc2 = 2:1, 
where VSI1 is supplied from Vdc1, and VSI2 is supplied from 
Vdc2. This provides an overall dc-link voltage of 
Vdc = Vdc1 + Vdc2. In order to demonstrate that this 
configuration is equivalent to the four-level drive with 
single-sided supply, it is sufficient to analyse so-called 
equivalent model [14-17], based on a single-phase structure, 
boxed within dashed line in Fig. 1. Chosen dc-link voltages 
are Vdc1 = 400 V and Vdc2 = 200 V, which results in the 
overall dc-link voltage of Vdc = 600 V. Disregarding the rest 
of the drive and under the assumption that vn1 = vn2, this 
model shows how the phase voltage levels are formed, with 
regard to switching combinations of two inverters. Using 
symbols in Fig. 1, switching states Sjk, which correspond to 
the j
th
 VSI and k
th
 phase can be defined: Sjk = 1, if Supjk or 
Dupjk conducts, otherwise Sjk = 0. Analysis of all possible 
switching combinations leads to four equidistant voltage 
levels of –Vdc/3, 0, Vdc/3 and 2·Vdc/3, as summarised in 
Table I. This leads to the conclusion that the topology is 
equivalent to the four-level single-sided drive, with the same 
number of phases. 
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Fig. 1. Five-phase open-end winding topology with two two-level inverters. One drive’s phase that represents equivalent drive model is boxed within the 
dashed line. 
TABLE I. RELATIONSHIP BETWEEN SWITCHING STATES, LEG AND 
EQUIVALENT VOLTAGES OF FIG. 1. 
S1k S2k v1k [V] v2k [V] Equivalent vk [V] 
1 0 Vdc1 0 Vdc1 – 0 = 2/3∙Vdc 
1 1 Vdc1 Vdc2 Vdc1 – Vdc2 = 1/3∙Vdc 
0 0 0 0 0 – 0 = 0 
0 1 0 Vdc2 0 – Vdc2 = –1/3∙Vdc 
 
In order to determine the actual phase voltage waveform, 
common-mode voltage (CMV) vn2n1 should be taken into 
account. Therefore, the phase voltage waveform of phase k 
can be obtained using: 
1221 nnkkk vvvv            (1) 
Assuming that the sum of all phase voltages is zero, the 
CMV is calculated as: 
 

5
1
211212 )(
5
1
k
kknnnn vvvvv          (2) 
When compared to single-sided four-level drives, 
topology in Fig. 1 offers lower component count per drive 
phase, which reduces the overall cost and potentially leads 
to increased power density. For example, a four-level NPC 
converter requires six semiconductor modules (that consist 
of one IGBT and one antiparallel diode) and four clamping 
diodes, while equivalent OeW drive can be built using only 
four such modules per drive phase. It follows that in the case 
of a five-phase drive ten modules and twenty diodes can be 
saved if single-sided solution is replaced with topology in 
Fig. 1. Although two isolated dc sources are required, 
number of energy storage components is still reduced, since 
three capacitor banks are needed for a four-level NPC VSI, 
while an OeW drive requires only two. 
Comparison of CB PWM and SV PWM methods shows 
that CB PWM can achieve the same level of performance as 
the SV PWM methods, i.e. increase the dc-link voltage 
utilisation in the linear modulation region to the maximum 
modulation index equal to Mmax = 1/cos(π/10) = 1.051 in the 
case of a five-phase machine [21]. This can be achieved by 
adding the zero-sequence injection to the sinusoidal phase 
voltage reference signals, calculated as: 
 maxmininj vvv  2/1           (3) 
where vmax and vmin stand for the maximum and minimum 
value, respectively, of the normalised phase voltage 
references. The final phase voltage references are generated 
in per unit using the following expression: 
injnk vktfMMtv  ))1(5/22sin()(
*         (4) 
where k = 1,2,…5, and the modulation index M is defined as 
a ratio between the reference amplitude and Vdc/2. Equation 
(4) provides phase voltage references for variable-voltage 
variable-frequency control, since sine wave amplitude is 
normalised with M, as is the angular frequency as well (fn 
stands for the nominal machine frequency). 
III. DECOUPLED CB PWM CONTROL 
As already stated, decoupled CB PWM approach results 
in a much reduced computational burden, when compared to 
the equivalent SV PWM, as the case always is [21]. 
Additionally, extension of a CB PWM scheme to an 
arbitrary number of phases is straightforward. Hence, CB 
PWM implementation, which considers two VSIs as 
separate entities, is presented in this section. The basic idea 
is to decompose the control of the complete system into two 
sub-problems of lower level of complexity, by splitting the 
original phase voltage reference into two parts, in order to 
share it between individual references of the two inverters 
[12]. By doing so, it becomes possible to apply well-known 
PWM methods for two-level inverters to the two individual 
two-level inverters. Modulation is performed separately for 
v
*
1k and v
*
2k, which are voltage references for VSI1 and VSI2 
leg outputs, respectively, connected to the k
th
 drive phase. 
The total phase voltage reference is given with (4). In 
order to share the phase voltage reference between two 
inverters while respecting the dc link voltage ratio, two 
additional modulation indices for VSI1 and VSI2 are 
introduced: 
 












05.135.0if05.1
35.00if3
05.135.0if35.05.1
35.00if0
2
1
M
MM
M
MM
M
M
       (5) 
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Using (4) and (5), it is possible to form voltage references 
for VSI1 and VSI2 using: 
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where v
*
1k and v
*
2k are the phase voltage references of the k
th
 
drive phase for VSI1 and VSI2, respectively. The complete 
modulation strategy (URS CB PWM) block diagram is 
shown in Fig. 2. Modulation indices of the two VSIs and 
voltage references, with respect to the overall modulation 
index and commanded phase voltage reference, are shown in 
Fig. 3 for the drive start-up transient with open-loop V/f = 
const. control. Within the scope of the decoupled 
modulation technique two separate modulation methods are 
investigated. The first one (URS1) relies on VSI1 and VSI2 
carrier signals with in-phase disposition (Fig. 3a), while the 
second method (URS2) uses carrier signals with mutual 
phase shift of 180 degrees (Fig. 3b). 
In the low modulation index range, i.e. for 0 < M < 0.35, 
both URS1 and URS2 lead to the single-sided supply 
equivalent in terms of the operating mode. This comes from 
(5) and results in two-level operation, since VSI1 holds all 
five leg voltages on the same voltage potential (vn1), while 
VSI2 operates in PWM mode. The upper border for this kind 
of operation is equal to Mmax/3 = 0.35, due to the dc-link 
voltage ratio 2:1. In the rest of the modulation index range, 
i.e. for M ≥ 0.35, both inverters operate in PWM mode, 
which leads to multilevel modulation. 
An alternative way for reference sharing, presented in 
[11] and termed here proportional reference sharing (PRS), 
is based on the overall phase voltage reference sharing 
between two inverters in proportion to their dc-link voltages, 
regardless of the modulation index instantaneous value. This 
kind of decoupled modulation has already been investigated 
for the five-phase OeW drive case, but for equal dc-link 
voltages, in [22] where it was referred to as equal reference 
sharing. Again, two different carrier arrangements are 
possible. In the case of PRS1, carriers for VSI1 and VSI2 
modulators are with in-phase disposition, while phase shift 
of two carrier signals of 180 degrees corresponds to PRS2. 
The harmonic performances of the decoupled PWM 
methods are compared using the total harmonic distortion 
(THD) as a figure of merit: 



K
i
i
X
X
THD
2
2
1
2
           (7)
where Xi is the rms value of the i
th
 harmonic, the 
fundamental is denoted with X1, and K = 5000. The THD is 
calculated for M ranging from 0.1 to 1.05 in 0.05 increments 
and is shown in Fig. 4 for both PRS and URS methods. 
Results are obtained using numerical simulation for the 
same simulation parameters as in [14-17]. Clearly, PRS 
methods offer inferior harmonic performance in the low 
modulation index range. Results obtained for M ≥ 0.35 show 
that PRS1 has similar phase current harmonic performance 
as URS1. The same can be concluded for PRS2 and URS2. 
At the same time, phase voltage harmonic performance with 
the PRS methods is worse in the range 0.35 ≤ M < 0.7, when 
compared to the URS. Comparison of the two URS methods 
leads to a conclusion that both methods offer similar 
performance up to M = 0.5. Above this value the URS1 
offers superior performance since the current THD is much 
lower. Comparison of URS1 and URS2 THD(M) 
dependencies with those reported in [20] confirms duality 
between herein proposed CB PWM implementation and SV 
PWM schemes in [20]. 
IV. CAPACITOR OVERCHARGING ISSUE 
In general, a number of multilevel voltage source inverter 
topologies suffer from some sort of capacitor voltage 
balancing issue. In an OeW drive with dual two-level VSI 
supply capacitor overcharging would lead to constant 
triggering of the dynamic brake (when diode rectifiers are 
used) and a waste of energy. Change of the modulation 
strategy, i.e. software based solution, is the least costly 
solution for remedying the problem. It is demonstrated in 
[20] that coupled PD PWM leads to the lower dc-link 
voltage capacitor becoming overcharged, if unequal dc-link 
voltages are used. Simulations are used to show the over 
charging of the dc-link and identify the deleterious voltage 
vectors which cause this phenomenon. In this paper, the 
same phenomenon is addressed using a different approach. 
The complete analysis of dc-link capacitor charging and 
discharging processes is performed using only the first 
Kirchhoff’s law. Impacts of drive parameters and 
modulation strategy on the dc-link capacitor voltages are 
analysed using a simplified and then linearized drive model, 
which does not include PWM and relies on sinusoidal 
approximation (i.e. only the fundamental is considered and 
higher order harmonic content is neglected). 
Firstly, let us assume that dc sources in Fig. 1 are current 
unidirectional, which means that idc1 and idc2 can only be 
positive. For the purpose of this analysis, voltages across dc- 
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Fig. 2. Decoupled URS CB PWM algorithm block diagram. 
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Fig. 3. Formation of the voltage references for two VSIs using algorithm of Fig. 2, for two final M values. Carrier signal frequency is reduced to 60 Hz, for 
better visualization. Carriers shown in a) correspond to URS1, while for URS2 carrier signal for VSI1 is inverted, b). 
link capacitors Cdc1 and Cdc2 (Fig. 1) are denoted with vcdc1 
and vcdc2, respectively, indicating that they are treated as 
time-dependent variable voltages. Using the first 
Kirchhoff’s law, on the upper dc-link contours, which 
include all upper inverter leg nodes in Fig. 1, one can write: 
)()()(
)()()(
222
111
tititi
tititi
dclinkdccdc
dclinkdccdc


          (8) 
Currents idclink1 and idclink2 can be calculated using the 
switching states of the semiconductors, defined in Section 
II. Hence 
 
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Using correlation between capacitor voltage and current, in 
which capacitor and dc-link currents are eliminated using 
(8)-(9), one has: 
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where vdc1(t1) and vdc2(t1) are initial conditions at t = t1. 
Equation (10) shows that the capacitor voltage remains 
constant only if the integral value is zero. Since idc1 and idc2 
cannot be negative, voltages vcdc1 and vcdc2 can only be 
constant if idclink1 and idclink2 are positive. However, if for any 
reason idclink1 and/or idclink2 are negative, some additional 
charge will be added to the dc-link capacitors, even if the 
corresponding dc source current is equal to zero. Hence it 
seems sufficient to analyse idclink1 and idclink2, in order to 
understand what conditions, if any, lead to the dc-link 
capacitor overcharging problem. Although idclink1 and idclink2 
are not constant in time, their mean values over one 
fundamental period should be positive, if dc-link capacitor 
voltage levels are to be constant. The next step in the  
 
Fig. 4. Simulation results: phase voltage and phase current THD against 
modulation index in the case of PRS (black) lines, [11]) and URS methods 
(red lines). Results are obtained with CB PWM. 
 
analysis is simplification of the drive model, in order to 
identify what drive parameters have impact on idclink1 and 
idclink2 mean values. Therefore, phase currents are assumed to 
be ))1(5/22sin()(   ktfMIti nmk , i.e. 
purely sinusoidal. Here Im stands for expected phase current 
amplitude and k is the phase number. In order to simplify 
calculations, Im = 1 A is used. Phase angle, calculated with 
respect to the corresponding phase voltage, is denoted with 
ϕ. Phase voltage references of (4), but without min-max 
injection, are considered in further analysis for simplicity. 
Based on the phase voltage reference and modulation 
algorithms, duty cycles of Sup1k, Dup1k, Sup2k and Dup2k are 
defined as their conduction time normalised with the 
switching period. All semiconductor devices are considered 
as ideal (no dead time) and very high switching frequency is 
assumed, so that switching effects can be ignored. This 
enables further simplification of the circuit, where each 
IGBT and corresponding antiparallel diode pair can be 
considered as an ideal switch, so that a single duty cycle 
parameter can be assigned to Sup1k and Dup1k, referred to as 
d1k. The same applies to Sup2k and Dup2k pair, which together 
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form S2k switch that has duty cycle d2k. The final equivalent 
model under sinusoidal approximation is shown in Fig. 5. 
Duty cycle becomes a continuous time domain function, 
determined by the modulation strategy algorithm. Since all 
switching effects are eliminated from the analysis, while 
phase current is purely sinusoidal, this also means that there 
are no ac components in the CMV. The CMV has a non-
zero dc component [17], which is disregarded in Fig. 5. The 
model in Fig. 5 assumes that phase currents are always 
sinusoidal, regardless of the modulation of the inverters, 
which means that dc CMV component has no impact on the 
analysis. The same can be concluded for all dc voltages in 
the simplified model (Vdc1 and Vdc2 are shown only to give 
the meaning of idclink1k and idclink2k currents). Since all 
parameters and variables in the above described model are 
piecewise linear functions, the circuit in Fig. 5 can be 
represented in linear form, shown in Fig. 6. Two ideal 
transformers are used to model the relations between the 
three drive stages: VSI1, machine and VSI2. 
Numbers of turns of individual windings are related to 
duty cycles of two inverters. The aim of this model is to 
provide insight into the phase current and modulation 
strategy influence on dc-link voltage balancing. From this 
point of view, it is practical to consider phase currents and 
phase voltage references as system inputs, while dc-link 
currents are treated as system outputs. 
The PD PWM scheme, as an example of a coupled PWM 
method, is analysed first. Having in mind basic principles of 
CB PWM and the inverters’ operation defined in [14, 16, 
17], duty ratios in Figs. 5 and 6 can be analytically 
expressed, using phase voltage reference and equivalent 
voltage levels (l1 = 0, l2 = 1/3, l3 = 2/3 and l4 = 1). These 
voltage levels define the co-domains of the three carrier 
signals in the case of PD PWM. Any duty cycle in the 
circuit may take instantaneous value between 0 and 1. 
However, since phase voltage reference and carriers do not 
have the same amplitude and range, some numerical 
manipulations of the phase voltage reference are needed, in 
order to obtain duty cycles in the expected range. In order to 
eliminate the offset introduced by carriers’ minimal value 
different from 0, one has to subtract the lower reference 
zone border from v
*
k, in the corresponding reference zone 
(for example, if the reference belongs to the reference zone 
2, i.e. it is between l2 and l3, then v
*
k – l2 has to be used in 
further calculations). Secondly, negation in the final 
expressions in [14, 16, 17] means that phase voltage 
reference has to be subtracted from the upper voltage level 
that defines that reference zone. Finally, the span of the 
reference zone versus the overall phase voltage reference 
range defines a multiplication factor, which ensures that the 
overall duty cycle range is between 0 and 1. The complete 
list of expressions for duty cycles is provided in Table II for 
the coupled PD modulation. 
Using the expressions for phase current and duty cycles, 
contributions of the k
th
 drive phase to the idclink1 and idclink2 
can be calculated, based on the model in Fig. 6. Resulting 
waveforms are shown in Fig. 7, for different modulation 
indices and phase angles, for the first drive phase. 
Horizontal (blue) lines in the top subplot represent reference 
zone borders (l1, l2, l3 and l4), which at the same time define 
minimum and maximum values of the three carrier signals. 
The upper two subplots represent model inputs, i.e. v
*
k (for k 
= 1) and i1, which is shown for three different values of 
power factor angle ϕ. Contributions of the kth drive phase to 
idclink1 and idclink2 are: 
)()()(
)()()(
22
11
titdti
titdti
kkkdclink
kkkdclink


       (11) 
These are considered as final model outputs, shown in the 
bottom two subplots in Fig. 7. Obtained waveforms show 
that phase shift between ik and v
*
k has a strong influence on 
idclink1k and idclink2k. This comes from the fact that duty cycles 
d1k and d2k are determined using v
*
k only (Table II), while the 
final dc-link currents are influenced by ik as well. It can be 
seen that ϕ < 90° always results in longer positive intervals 
than negative ones, which means that the drive takes current 
from the VSI1 dc source. On the lower dc-link voltage side, 
the phase current is around its peak values when v
*
k belongs 
to reference zone 2, where ϕ has very little impact on idclink2k, 
while its influence is more apparent when v
*
k is in reference 
zones 1 and 3. Fig 7 shows that the modulation index has a 
strong influence on idclink2k with longer negative intervals 
than positive ones when M = 0.6. 
The same analysis can be performed for the decoupled 
modulation case. Due to the simpler modulation algorithm 
and carrier arrangements, shown in Fig. 3, expressions for 
d1k and d2k are equal to VSI1 and VSI2 phase voltage 
references. Obtained waveforms are shown in Fig. 8 and 
indicate that there are no values of ϕ and M that lead to the 
overcharging of the dc-link capacitors since the dc-link 
current waveforms never have longer negative intervals than 
positive ones. In-order to further verify observations from 
Figs. 7 and 8, analysis of mean values is performed next, in 
order to find under which conditions the drive operates with 
idclink2 > 0. 
The final step in this analysis is to find the mean values of 
dc-link currents idclink1 and idclink2. For this purpose, a 
numerical integration is performed over one fundamental 
period. Firstly, the mean values of the first drive phase 
contribution are calculated based on (11) and final result is 
obtained under the assumption that the drive is symmetrical, 
i.e. that every drive phase gives the same contribution to 
idclink1 and idclink2 mean values. The final dependencies are 
shown in Fig. 9, for the two modulation methods under 
analysis, where the bar over the symbols signifies the mean  
value of the current. 
 
 
Fig. 5. Equivalent drive model under the sinusoidal phase current 
approximation. 
 
TABLE II. DUTY CYCLE EXPRESSIONS FOR COUPLED PD MODULATION. 
Condition d1k(t) d2k(t) 
l1 ≤ v
*
k(t) ≤ l2 0 3·(l2 – v
*
k(t)) 
l2 < v
*
k(t) ≤ l3 3·(v
*
k(t) – l2) 3·(v
*
k(t) – l2) 
l3 < v
*
k(t) ≤ l4 1 3·(l4 – v
*
k(t)) 
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Fig. 6. Linearized drive equivalent model under the sinusoidal phase current approximation. 
 
Fig. 7. Waveforms obtained using the model in Fig. 6 and coupled (PD) modulation for ϕ = 60°, 75° and 90° (black, red and blue lines, respectively) and 
M = 0.6 (a), M = 0.8 (b) and M = 1 (c). 
Fig. 9a shows that for any ϕ and M set of values VSI1 has 
positive dc-link current mean value, while dc-link current of 
VSI2 has a negative mean value for 0.33 < M < 0.825. The 
lower border (M = 0.33) represents the minimal M for which 
drive operates in the four-level mode (using both VSIs, as 
defined in [16, 17]), when min-max injection is not applied 
(as the case is in this analysis). The upper border is 
determined by numerical iterative analysis of dc-link current 
mean value sign with respect to M and ϕ. Obtained results 
lead to several important conclusions, which can be applied 
to the real drive case. The phase angle has influence only on 
the amount of charge that is going to be added to the Cdc2, 
but not on the dc-link current sign, which depends on M 
only. Negative dc-link current on VSI2 side suggests that the 
inverter has the opposite power flow in the case of PD 
PWM, which leads to accumulation of the electric charge in 
the Cdc2 if unidirectional current dc sources are used for dc-
link formation, and hence unwanted operation of the 
dynamic brake. In the case of URS1, both VSIs have 
positive dc-link current mean values in all conditions. VSI2 
now processes the same current, since M2 in (5) is always 
constant in multilevel operation range. 
These findings are verified experimentally, using open-
loop V/f = const. control for both coupled PD and decoupled 
URS1 PWM. Results are shown in Fig. 10. To avoid 
undesirable operation of the dynamic brake, a controllable 
four-quadrant voltage source was used in the experiment 
when the drive was modulated with coupled PD PWM. 
Modulation index was linearly increased from 0 to 1. Zero-
sequence injection is now applied. 
Motor reference speed during acceleration is shown in the 
upper-most plot in Fig. 10. Other signals in Fig. 10 are 
highly filtered, in order to eliminate switching ripple and 
EMI noise. Due to the hardware configuration, it is only 
possible to measure idc1 and idc2 since dc-link voltage 
capacitors are incorporated within the inverters. This does 
not impact on the validity of the analysis, since the voltage 
sources keep dc-link voltages constant and measurements of 
their output currents (idc1 and idc2) provide all the needed 
information. For both modulation strategies, idc1 is zero for 
two-level modulation, since only VSI2 is operational. In this 
range (M < 0.35) VSI2 operates with positive dc source 
current, which means that it sources power to the drive. In 
multilevel regime, URS1 PWM results in both idc1 and idc2 
being positive, meaning that the overall drive power is 
formed by combination of Vdc1 and Vdc2. Coupled PD PWM 
however leads to negative idc2 in the first part of the 
multilevel range. Grey area between two curves in the 
bottom subplot in Fig. 10 shows an additional energy loss, 
caused by overcharging mechanism in the case of PD PWM. 
This energy would have to be dissipated on the braking 
resistor in standard drive systems with dynamic braking, in 
order to maintain optimal four-level modulation and stable 
dc-link voltages at the same time. Since the lower dc-link 
voltage inverter is supplied from the controllable dc source, 
this means that total dc source power in Fig. 10 is calculated 
as: 







0)(if)()(
0)(if)()()()(
211
22211
tititv
tititvtitv
P
dcdcdc
dcdcdcdcdcdc
total   (12) 
where the bar over the symbol represents again the mean 
value over one fundamental period. In the case when both 
inverters supply the power to the drive, that is, when both dc 
source currents are always positive, (12) gives the sum of 
their powers. However, when one of the dc source currents 
is negative, the total power (i.e. the drive power plus the 
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Fig. 8. Waveforms obtained using the model in Fig. 6 and decoupled (URS1) modulation for ϕ = 60°, 75° and 90° (black, red and blue lines, respectively) 
and M = 0.6 (a), M = 0.8 (b) and M = 1 (c). 
 
Fig. 9. Phase angle influence on the dc-link current mean values with coupled PD (a) and decoupled URS1 (b) modulation. 
 
 
Fig. 10. Experimental results: dc source currents and total drive power 
during V/f = const. acceleration, for coupled PD PWM and decoupled 
URS1 PWM. 
overcharging power) is sourced from the dc source with 
positive output current. Since previous analysis showed that 
this can be the case only with VSI2, calculation in (12) is 
based on the analysis of idc2 sign only. This finding is in 
agreement with previous analysis of the idealised drive 
model. Fig. 10 leads to the conclusion that coupled PD 
PWM scheme causes additional energy losses, when 
compared to the decoupled URS1 PWM.  
V. EXPERIMENTAL VERIFICATION OF DECOUPLED CB PWM 
IN CLOSED-LOOP CONTROL 
The prior analysis shows that URS1 has a better harmonic 
performance, when compared to the other decoupled 
modulation methods (Fig. 4), while it naturally keeps dc-
link voltages stable in the whole operation range (Fig. 10). 
Consequently, standard three-phase diode rectifiers are now 
used to obtain dc-link voltages. Isolation between VSI1 and 
VSI2 is provided by means of an isolation transformer, while 
two auto-transformers are used in order to adjust dc-link 
voltages to desired levels, 400 V and 200 V for VSI1 and 
VSI2, respectively. Experimental results are obtained using 
two custom built five-phase two-level VSIs and a 4-pole 
five-phase induction motor, as shown in Fig. 11 (the same 
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system, with the exception of the rectifier for the 200 V dc-
link, was also used to produce results in Fig. 10). The 
inverters are controlled using a dSPACE DS1006 processor 
board, connected to the VSIs via a dSPACE DS5101 digital 
waveform unit. The switching frequencies of both VSIs 
equal 2 kHz. The phase and leg voltages are measured using 
high voltage differential probes P5205A, while the phase 
current is measured using a high-performance current probe 
TCP0030. 
The steady state and dynamic performance of the 
decoupled modulation algorithm under FOC is evaluated. 
Indirect rotor flux oriented control is implemented to control 
the speed of the five-phase induction motor, as discussed in 
[17]. The algorithm is shown in the form of a block diagram 
in Fig. 12a and power invariant transformation is used. The 
control inputs are measured values of rotor speed ω, position 
θ and phase currents ik and references for speed (ω
*
) and id 
current component, i
*
d. As with three-phase machines, only 
two current components (id, iq) are required for independent 
torque and flux control if the multiphase machine has nearly 
sinusoidal magneto-motive force (MMF) distribution, as the 
case is here. However, additional current PI controllers are 
introduced in order to suppress unwanted non-torque 
producing harmonics in the x-y plane, which are mainly 
introduced by the inverter dead time. 
The current control scheme is based on a multiple 
reference frame structure [17] using PI controllers in several 
synchronous reference frames in parallel. The method 
separately controls two of the most dominant current 
harmonics. This solution requires two pairs of PI controllers, 
in order to suppress x and y components that correspond to 
the dead-time induced 3
rd
 and 7
th
 harmonics. The current 
control structure is depicted in Fig. 12b. Current 
components labelled with ix3, iy3, ix7 and iy7 are obtained with 
additional rotational transformations that rotate the second 
plane with −3∙ωe and 7∙ωe, where ωe is the rotor flux space 
vector electrical angular speed. In this way, obtained ix3, iy3, 
ix7 and iy7 are dc and almost constant, with a small ripple that 
comes from higher current harmonics, which have 
amplitudes much lower than the original 3
rd
 and 7
th
 
harmonics. 
The oscilloscope screen shots (Fig. 13) show, from top to 
bottom, the VSI2 leg voltage v21 (CH1), VSI1 leg voltage v11 
(CH2), machine phase voltage v1 (CH3) and the stator 
current i1 (CH4) for three different modulation index values 
in steady state operation. When M < 0.35, drive operates in 
two-level mode with only the VSI2 switching, which is in 
agreement with (5) and Fig. 2. Hence, the machine phase 
voltage waveform is the same as for a five-phase two-level 
converter with an effective dc-link voltage of 200 V. Having 
in mind that all five drive phases are controlled in the same 
manner, it is clear that VSI1 forms a star connection on its 
side of the open-end winding. In the case of multilevel 
operation, i.e. M = 0.5 and M = 1, the drive utilizes both 
inverters, so the effective dc-link voltage is 600 V. The 
different dc-link voltages and the switching of both inverters 
are clearly visible, as is the resulting four-level phase 
voltage. The obtained waveforms are the same as in [20] 
where, however, SV PWM was used; hence, the same 
harmonic performance is achieved but using this time much 
simpler URS implementation, based on the CB PWM. 
The dynamic performance of the FOC is presented in Fig. 
14. In Fig. 14a, the speed reference n
*
 (in rpm) is stepped 
from 0 to 1500 rpm at t = 0.5 s. As expected, the q-axis 
current reference (i
*
q) almost immediately steps to its 
maximum (5 A) value and remains there until the reference 
speed has been met. The measured q-axis current (iq) tracks 
the reference closely. Fig. 14a also demonstrates that both 
dc-link voltages remain constant throughout the entire 
transient and in the final steady-state. Acceleration from 0 to 
1500 rpm shows that in the range 0 ≤ n < 525 rpm, v*11 = 0, 
meaning that the VSI1 forms a star connection at its side of 
the windings, as explained in Section III. At the same time, 
VSI2 operates in PWM mode. For n ≥ 525 rpm (i.e. 
M ≥ 0.35) v*21 has constant amplitude. A speed reversal 
transient (1050 rpm to -1050 rpm) is presented in Fig. 14b. 
Once again, a typical FOC response is observed. As the 
drive transits through the region when M < 0.35, i.e. from 
3.25 s to 3.6 s, VSI1 is deactivated, forming again a star 
point on one side of the machine. Small perturbation in the 
trace of the lower dc-link capacitor voltage is caused by the 
electric braking during reversal and it triggers operation of 
the dynamic brake. 
Finally, the response of the drive to step loading and 
unloading is depicted in Fig. 14c. Again, the dynamic 
performance of the drive is excellent with the q-axis current  
 
 
Fig. 11. Experimental set-up. 
 
 
 
a. 
 
 
b. 
Fig. 12. Rotor flux oriented control algorithm (a.) and closed-loop current control algorithm (b.). 
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a) b) c)
 
Fig. 13. Experimental results: waveforms with URS1 PWM with M = 0.2 (a), M = 0.5 (b), M = 1 (c). CH1: v21, 400 V/div; CH2: v11, 400 V/div; CH3: v1, 
400 V/div: and, CH4: i1, 2 A/div. 
 
Fig. 14. FOC response with URS1 PWM: acceleration from 0 to 1500 rpm (a), reversal from 1050 rpm to −1050 rpm (b) and load application/removal at 
n = 1200 rpm (c). Top to bottom: drive speed, id, iq, i1 v
*
1, v
*
11, v
*
21 and dc-link voltages. 
tracking the reference. Disturbance rejection is very fast, as 
an expectation is with FOC. Presented results clearly 
demonstrate that the decoupled modulation method does not 
have a negative impact on the dynamic performance of the 
drive.  
VI. CONCLUSION 
A four-level five-phase open-end winding drive is 
analysed in this paper. The topology employs two isolated 
dc-link voltages in the ratio 2:1. Firstly, a decoupled 
modulation scheme, based on the previously developed 
unequal reference sharing algorithm for an SV PWM 
algorithm, is developed in conjunction with carrier based 
pulse width modulation. The stability of dc-link voltages is 
addressed next, as one of the most important figures of merit 
for all multilevel drives. A novel approach to the analysis is 
introduced and applied to the previously widely investigated 
coupled PD PWM. It is shown that the coupled PD PWM 
strategy is susceptible to the lower voltage dc-link capacitor 
overcharging. The same analysis, conducted in conjunction 
with the decoupled unequal reference sharing method, 
shows that it is capable of naturally keeping all dc-link 
voltages stable, in all conditions. These findings are verified 
experimentally, based on an observation of the dc-link 
currents during drive acceleration and comparison of energy 
losses in the cases when coupled PD PWM and decoupled 
URS1 PWM schemes are used. Hence decoupled 
modulation is more suitable for variable speed drives and 
this PWM method is therefore selected for use in a closed-
loop field-oriented controlled drive. The transient 
performance of the drive is evaluated next. Excellent quality 
of the dynamic performance is achieved, as evidenced with 
the experimental results for starting, reversal, and step 
loading/unloading transients. It can be therefore concluded 
that open-end winding drives, controlled using FOC and the 
proposed modulation technique, are suitable for high 
performance drive applications. 
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